

CONTENTS

<i>Certificate</i>	<i>i</i>
<i>Declaration</i>	<i>ii</i>
<i>Acknowledgements</i>	<i>iv</i>
<i>Abstract</i>	<i>v</i>
<i>List of Figures</i>	<i>xii</i>
<i>List of Tables</i>	<i>xiv</i>
<i>List of Symbols</i>	<i>xv</i>

Chapter 1: Introduction	1
1.1. Background	2
1.2. Basic Definitions	08
1.3. System Model.....	10
1.4. Problem Statement	12
1.4. Research Contribution	13
1.5. Thesis Organization	13
Chapter 2: Literature Review	15
2.1. Introduction	16
2.2. Basics of Clock Synchronization	16
2.3. Convergence Averaging methods.....	18
2.4. Convergence Non-Averaging methods.....	22
2.5. Some of the Latest Synchronization Methods	22
2.6. Mathematical Tools and Simulation.....	23

Chapter 3: MATHEMATICAL TOOLS AND TECHNIQUES	26
3.1. Introduction.....	27
3.2. Operation Research	27
3.3 OR Tools and Techniques	30
3.4. Mathematical Optimization	31
3.5. Stochastic Modelling	32
3.6. Random-walks	33
Chapter 4: Weighted Average Synchronization Algorithm	38
4.1. Overview	39
4.2. Description of the Algorithm	41
4.3 Theoretical analysis	44
4.4. Message Complexity Analysis	54
4.5. Time Complexity Analysis	54
Chapter 5: Simulation of Weighted Average Synchronization Algorithm	57
5.1. Simulation Model	58
5.2. Input Data Analysis	59
5.3. Results and Discussions.....	62
5.4. Precision in Low fault environment	64
5.5. Precision in High fault environment	65
5.6. Impact of timing Clock failure	66
5.7. Impact of malicious Clock failure	66
5.8. Precision Comparison	67

5.9. Conclusion	70
-----------------------	----

Chapter 6: Accurate Weighted Average Synchronization Algorithm 72

6.1. Introduction	73
6.2. Related Work	74
6.3 Our Proposed Clock Synchronization Scheme	75
6.4. Conclusion.....	86

Chapter 7: Simulation of Accurate Weighted Average Synchronization Algorithm 88

7.1. Introduction	89
7.2. Description and analysis of the algorithm:	
AWASA	90
7.3. Simulation	93
7.4. Results and Discussions.....	97
7.5. Precision in Low fault environment	98
7.6. Precision in High fault environment	99
7.5. Impact of timing Clock failure	100
7.6. Impact of malicious Clock failure	102
7.7. Conclusion.....	103

Chapter 8: Summary of Findings and Future Scopes for further research 106

8.1. Introduction.....	107
8.2. Future Research Direction	109

Reference

111

APPENDIX

SEMINAR AND CONFERENCE ATTENDED **118**

LIST OF PUBLICATION..... **119**

Copies of Seminar and Conference certificate enclosed

Copies of all paper published enclosed

